Company

Celestial AiSee more

addressAddressOrange, CA
type Form of workFull-Time
CategoryInformation Technology

Job description

About Celestial AI
As the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, enabling tens of Terabytes of memory capacity at full HBM bandwidths with low tens of nanoseconds of latency and extremely low power. The Photonic Fabric based Compute Fabric enables Terabyte class bandwidth between compute nodes at low latency and power. Photonic Fabric delivers a transformative leap in AI system performance, ten years more advanced than existing technologies.
Job Description:
We are seeking a highly skilled and experienced Senior DFT Design Engineer to join our team. The ideal candidate will have a strong background in Design-for-Test (DFT) methodologies, including scan, MBIST, ATPG, functional test, AMS test, and test compression. They should also possess expertise in relevant EDA DFT tools and validation and test time optimization. Additionally, experience with deep technology nodes, specifically TSMC N5 production test, would be highly valued.
ESSENTIAL DUTIES AND RESPONSIBILITIES:
  1. Develop and implement DFT methodologies and strategies for complex digital designs in deep technology nodes.
  2. Collaborate with design teams to define and implement DFT requirements from project inception to production.
  3. Design, implement, and validate scan chains, compression techniques, and ATPG patterns for manufacturing tests.
  4. Conduct fault coverage analysis and work towards achieving high test coverage goals.
  5. Perform test vector generation, simulation, and verification for functional and structural tests.
  6. Develop and optimize memory built-in self-test (MBIST) algorithms and memory repair strategies.
  7. Collaborate with cross-functional teams to ensure proper integration of DFT features into the overall design.
  8. Work closely with test engineers to define and validate test vectors and methodologies for production test.
  9. Evaluate and select appropriate EDA DFT tools to support the DFT implementation flow.
  10. Provide technical guidance and mentorship to junior DFT engineers.

QUALIFICATIONS:
  1. Bachelor's degree in Electrical or Computer Engineering (advanced degree preferred).
  2. Minimum of 10 years of industry experience in DFT design.
  3. Extensive knowledge and hands-on experience with DFT methodologies, including scan, MBIST, ATPG, functional test, and test compression.
  4. Proficiency in relevant EDA DFT tools (e.g., Synopsys DFT MAX, Mentor Tessent) and scripting languages (e.g., Tcl, Perl, Python).
  5. Experience with AMS (analog/mixed-signal) test methodologies and validation.
  6. Strong understanding of deep technology nodes, preferably TSMC N5 production test.
  7. Solid understanding of test time optimization techniques and strategies.
  8. Proven track record of achieving high fault coverage goals.
  9. Excellent problem-solving skills and ability to analyze and debug complex DFT issues.
  10. Strong communication and collaboration skills to work effectively within cross-functional teams.

Preferred Skills:
  1. Experience with JTAG, IEEE 1500, or other boundary scan techniques.
  2. Knowledge of post-silicon validation and debug techniques.
  3. Familiarity with design verification methodologies, such as UVM.
  4. Understanding of power-aware DFT techniques for low-power designs.
  5. Familiarity with formal verification techniques for DFT.
  6. Experience with design closure and physical design aspects related to DFT.
  7. Knowledge of industry standards and trends in DFT methodologies.

As an early startup experiencing explosive growth, we offer an extremely attractive total compensation package, inclusive of competitive base salary and a generous grant of our valuable early-stage equity. The target base salary for this role is approximately $170,000.00 - $195,000.00. The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.
We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.
Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.
#LI-Onsite
Refer code: 8743426. Celestial Ai - The previous day - 2024-03-26 14:16

Celestial Ai

Orange, CA
Jobs feed

Electrician

Hca Florida West Marion Hospital​

Ocala, FL

Parts Counter Specialist

General Truck Sales

Toledo, OH

Toddler Teacher - Now Hiring

Merryhill School

Sacramento, CA

$19.00 - $21.00 per hour

Senior Systems Engineer - NAWS China Lake

Raytheon

California, United States

Expanding group seeks a fellowship trained Interventional Radiologist.

Alpha Medical Group

Virginia, United States

Patient Care Technician

Hca Florida Ocala Hospital

Ocala, FL

Income Guarantee and Partnership Available in Cedar Rapids, IA

The Curare Group, Inc

Cedar Rapids, IA

CRNA - Sacramento - Full-time

Kaiser

Sacramento, CA

Inpatient Psychiatrist needed near Westchester County

All Star Healthcare Solutions

New York, NY

Share jobs with friends

Related jobs

Senior Dft Design Engineer

Analog IC Design Engineer

Power Integrations

San Jose, CA

yesterday - seen

Principal Analog Mixed-Signal Design Engineer

Theresumereview.com

Irvine, CA

yesterday - seen

Sr. Staff Engineer, Analog IC Design

Marvell Technology, Inc.

Irvine, CA

yesterday - seen

RF & Microwave Power Amplifier Design Engineer

Teledyne Flir Llc

Rancho Cordova, CA

yesterday - seen

Analog Design Engineer

Advanced Micro Devices, Inc

Folsom, CA

yesterday - seen

In-Person Interview for Electrical Substation Design Engineer

360 It Professionals

Sacramento, CA

yesterday - seen

Sr. PHY RTL Design Engineer

Hardware

Irvine, CA

yesterday - seen

Design Engineer

Meta

$196,000 - $272,000 a year

Menlo Park, CA

2 days ago - seen

Design Engineer III - Water/Wastewater

Sherwood Design Engineers

San Francisco, CA

3 days ago - seen

Product Design Engineer - Mac

Apple

$55.82 - $84.09 an hour

Cupertino, CA

4 days ago - seen

Mechanical Design Engineer, Regeneration

Heirloom Carbon

$130,000 - $175,000 a year

Brisbane, CA

4 days ago - seen

Cable Design Engineer

Elma Electronic

$115,000 - $120,000 a year

Fremont, CA

4 days ago - seen

Standard Cell Design Engineer

Intel

$91,500 - $137,436 a year

Santa Clara, CA

4 days ago - seen

GPU Design Verification Engineer

Intel

$91,500 - $137,436 a year

Santa Clara, CA

4 days ago - seen

Sr. PCB Design Engineer

Rantec Power Systems, Inc.

Los Osos, CA

5 days ago - seen

Cable Design Engineer

Mainspring Energy

Menlo Park, CA

5 days ago - seen

RTL Design Engineer - Senior (US)

Energy Jobline Cvl

Santa Clara, CA

7 days ago - seen

Bridge Design Engineer

Systra Group

Los Angeles, CA

a week ago - seen