Company

QualcommSee more

addressAddressSanta Clara, CA
type Form of workFull-Time
CategoryInformation Technology

Job description

Company:
Qualcomm Atheros, Inc.
Job Area:
Engineering Services Group, Engineering Services Group >Mask Layout Design
General Summary:
Develops block, macro, or chip level layouts and floorplans according to project requirements, specifications, and design schematics. Applies understanding of design manuals, established processes, layout elements, and basic electronic principles to create accurate designs that meet project needs. Conducts analyses, tests, and verifies designs using different tools and techniques to identify and troubleshoot issues, and stays abreast of new verification methods. Works with multiple internal and external stakeholders to align on projects, provide updates, and resolve issues.
Minimum Qualifications:
• Bachelor's degree in Electrical Engineering, Computer Science, Mathematics, Electronic Engineering, or related field and 6+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.
OR
Associate's degree in Computer Science, Mathematics, Electrical Engineering or related field and 8+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.
OR
High School diploma or equivalent and 10+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design), or related work experience.
• 6+ years of experience using layout design and verification tools (e.g., cadence, LVS, rmap).
Preferred Qualifications:
• Master's degree in Technology, Electrical Engineering, Electronic Engineering, or related field.
• 8+ years of experience designing custom layouts in a specific relevant technology (e.g., FINFET, CMOS, GATE ARRAY).
• 8+ years of experience designing custom layouts in relevant domain (e.g., analog, mixed signal, RF, digital design).
• 3+ years in a technical leadership role with or without direct reports.
• 3+ years of work experience in a role requiring interaction with senior leadership (e.g., Vice President level and above).
• 1+ year of working with operating budgets and/or project financials.
• 2+ years in a leadership role with direct reports (applies only to those with direct reports).
Principal Duties and Responsibilities:
• Provides guidance to team on effectively developing highly complex project requirements, specifications, and schematics to understand top level design needs.
• Guides team to define and build top level layouts and floorplans and reviews work based on in-depth understanding of layout techniques, design elements, requirements (e.g., PPA, yield), and electronic principles (e.g., currents, resistance, parasitics).
• Develops and communicates guidelines, processes, design rule manuals, and checklists to help team members develop high-quality, accurate designs that meet standards.
• Provides technical oversight to team for testing and validating top-level designs against specifications using layout and verification tools (e.g., Cadence, LVS, rmap) to identify errors and ensure layouts can be built by manufacturing.
• Manages moderately complex data and guides team to conduct advanced analyses and sign-off to identify, troubleshoot and/or diagnose, and resolve complex issues.
• Leads the development and implementation of new, improved, or automated ways to accomplish work and increase efficiencies across the team; guides others to adopt new approaches.
• Identifies and anticipates industry trends and developments in Mask Layout tools, techniques, and methodologies; integrates and facilitates adoption of new tools across the team.
• Re-scopes large projects, identifies and reassigns resources, delegates work, and reviews the work of team members in order to address changing timelines or priorities.
• Reviews and prioritizes assigned projects and determines the level of analyses and associated work that needs to be conducted in order to address project deadlines, mitigate risks, and assigns projects throughout the team accordingly; leads multiple projects.
• Builds collaborative relationships with key internal teams (e.g., Engineers, Program Management, and Business Operations) and external leaders (e.g., PVERF, PDCAD, QDA, Foundry, SoC) to identify needs, share updates, and resolve complex issues in a timely manner.
Level of Responsibility:
• Works independently with little supervision.
• Provides supervision to direct reports.
• Decisions are more significant in their impact, influencing overall program or project success, finances, and/or the ability to meet objectives. Errors are not readily apparent due to the complexity of work process/product or time between decisions and results. Errors typically result in significant expenditure of time, resources, and funds to correct.
• Requires verbal and written communication skills to convey complex and/or detailed information to multiple individuals/audiences with differing knowledge levels. Role may require strong negotiation and influence, communication to large groups or high-level constituents.
• Has a great degree of influence over key organizational decisions (e.g., is making or directly making key decisions that will have substantial impact over the organization).
• Most tasks do not have defined steps; simultaneous use of multiple mental abilities is generally required to determine the best approach; mistakes may result in significant rework.
• Exceptional creativity is needed to innovate new ideas and develop innovative products/ processes without established objectives or known parameters.
• Deductive and inductive problem solving is required; multiple approaches may be taken/necessary to solve the problem; often information is missing or conflicting; advanced data analysis and interpretation skills are required.
• Occasionally participates in strategic planning within own area affecting immediate operations.
The responsibilities of this role do not include:
• Does not have financial accountability.
Although this role has some expected minor physical activity, this should not deter otherwise qualified applicants from applying. If you are an individual with a physical or mental disability and need an accommodation during the application/hiring process, please call Qualcomm's toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities as part of our ongoing efforts to create an accessible workplace.
Qualcomm is an equal opportunity employer and supports workforce diversity.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
Pay range:
$62.68 - $94.02
The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer!
If you would like more information about this role, please contact Qualcomm Careers.
Refer code: 8162121. Qualcomm - The previous day - 2024-02-08 07:36

Qualcomm

Santa Clara, CA
Jobs feed

Head Women's Basketball Coach

St. John Fisher University

Rochester, NY

Athletic Trainer (Onsite)

Georgia Institute Of Technology

Atlanta, GA

Assistant Coach - Women's Soccer

Dartmouth College

Hanover, NH

Insurance Agent

Healthmarkets

Camden, NJ

Assistant Athletics Director – Equipment Operations

Dartmouth College

Hanover, NH

Teachers at Browns Point KinderCare

Kindercare Learning Centers

Federal Way, WA

Senior Director, GRA Pharmaceuticals - Now Hiring

Takeda Pharmaceutical

New York, NY

Environmental Compliance Specialist - Westminster, CO

Rsi Entech, Llc

Westminster, CO

Procurement Data Management Clerk - Westminster, CO

Rsi Entech, Llc

Westminster, CO

Share jobs with friends

Related jobs

Mask Layout Designer, Sr Staff

Senior Mask Layout Design Engineer

Nvidia

$104,000 - $195,500 a year

Santa Clara, CA

a week ago - seen

Senior Analog Layout Designer ( 5/4/3nm)

Encore Semi, Inc.

Mountain View, CA

4 weeks ago - seen

PCB Layout Designer

Jobot

Irvine, CA

a month ago - seen

Modem ASIC RFIC Layout Designer

Ursus, Inc.

San Jose, CA

a month ago - seen

RFIC Layout Designer

Nubyt, Inc.

$80 - $90 an hour

San Jose, CA

a month ago - seen

Senior Mask Layout Design Engineer

Nvidia Corporation

Santa Clara, CA

2 months ago - seen

PCB Layout Designer

Aequor Technologies

Lake Forest, CA

2 months ago - seen

Analog Layout Design Engineer

Intel

$83,077 - $124,371 a year

Santa Clara, CA

3 months ago - seen

Senior Engineer, Advanced Packaging Silicon Layout Design Engineer

Samsung Semiconductor

San Jose, CA

4 months ago - seen

ASIC Layout Designer Engineer (Contractor)

Samsung Semiconductor

San Jose, CA

4 months ago - seen

Analog Layout Design Engineer

Intel Corporation

Folsom, CA

4 months ago - seen

Summer 2024 Intern, Electronics Design Engineering (PCB Layout)

Western Digital

Irvine, CA

5 months ago - seen

SERDES and Mixed-Signal Layout-Mask Designer

Analog Bits

Sunnyvale, CA

5 months ago - seen

Store Layout Designer

The Retail Odyssey Company

San Diego, CA

5 months ago - seen

PCB Designer and Layout Technician

Stellant Systems

Torrance, CA

5 months ago - seen

PCB Layout Design Engineer

Eurofins

Santa Clara, CA

5 months ago - seen

Plant Layout Designer

Kairos Power

Alameda, CA

5 months ago - seen