Company

QualcommSee more

addressAddressSanta Clara, CA
type Form of workFull-Time
CategoryInformation Technology

Job description

Company:
Qualcomm Atheros, Inc.
Job Area:
Engineering Group, Engineering Group > ASICS Engineering
General Summary:
A Lead SOC Physical Design Engineer plays a crucial role in the development and implementation of products at Qualcomm. This role requires strong knowledge of Physical Design tools (like Cadence or Synopsys), semiconductor processes, and an understanding of timing closure, clock tree synthesis, power optimization, and physical verification methodologies. Additionally, communication skills and the ability to work in a team are essential for success in this role.
Minimum Qualifications:
• Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
Preferred Qualifications:
• Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
• 9+ years of ASIC design, verification, validation, integration, or related work experience.
• 3+ years of experience with architecture and design tools.
• 3+ years of experience with scripting tools and programming languages.
• 3+ years of experience with design verification methods.
• 2+ years of work experience in a role requiring interaction with senior leadership (e.g., Director level and above).
Principal Duties and Responsibilities:
* Physical Design: Leading and executing the Physical Design process of complex semiconductor chips, ensuring adherence to design specifications and requirements.
* Floorplanning: Creating chip floorplans considering various factors like power, performance, area, and routing congestion to optimize the layout.
* Timing Closure: Ensuring that the chip meets timing requirements by optimizing clock tree synthesis, placement, and routing.
* Place and Route: Overseeing the placement and routing of logic gates and interconnects, optimizing for performance, power, and area.
* Power Optimization: Implementing power-saving techniques and strategies to meet low-power design goals.
* Physical Verification: Conducting design rule checks (DRC) and layout versus schematic (LVS) checks , ERC and other miscellaneous checks to ensure the Physical Design meets manufacturing requirements.
* Power Integrity: Ensuring that the chip meets the strict constraints of IR drop, Electromigration, and ESD path resistance checks.
* Collaboration: Working closely with design teams, CAD engineers, and other cross-functional teams to achieve project goals and resolve design challenges.
* Methodology Development: Developing and improving Physical Design methodologies, flows, and tools to enhance efficiency and quality of chip designs.
* Team Leadership: Mentoring and guiding junior engineers, providing technical expertise and leadership within the Physical Design team.
Level of Responsibility:
• Provides supervision/guidance to other team members.
• Decision-making is significant in nature and affects work beyond immediate work group.
• Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc.
• Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
• Tasks do not have defined steps; planning, problem-solving, and prioritization must occur to complete the tasks effectively.
Although this role has some expected minor physical activity, this should not deter otherwise qualified applicants from applying. If you are an individual with a physical or mental disability and need an accommodation during the application/hiring process, please call Qualcomm's toll-free number found here for assistance. Qualcomm will provide reasonable accommodations, upon request, to support individuals with disabilities as part of our ongoing efforts to create an accessible workplace.
Qualcomm is an equal opportunity employer and supports workforce diversity.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
Pay range:
$165,000.00 - $247,000.00
The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer!
If you would like more information about this role, please contact Qualcomm Careers.
Refer code: 7749288. Qualcomm - The previous day - 2024-01-07 04:37

Qualcomm

Santa Clara, CA

Share jobs with friends

Related jobs

Soc Physical Design Engineer

Physical Design Engineer, Machine Learning

Hardware

Sunnyvale, CA

5 days ago - seen

Physical Design Methodology CAD Engineer

Hardware

Santa Clara, CA

3 weeks ago - seen

Physical Design Methodology CAD Engineer

Hardware

Sunnyvale, CA

a month ago - seen

Physical Design Engineer

Hardware

Cupertino, CA

2 months ago - seen

CPU Physical Design and Integration Engineer

Hardware

Santa Clara, CA

2 months ago - seen

Physical Design (front end) Engineer

Advanced Micro Devices, Inc

$122K - $154K a year

Santa Clara, CA

3 months ago - seen

Senior Physical Design Engineer

Intel

$162,041 - $259,425 a year

Folsom, CA

3 months ago - seen

Electrical Engineer – Substation Physical Design

E2 Consulting Engineers, Inc.

$90,000 - $120,000 a year

Los Angeles, CA

4 months ago - seen

SoC Physical Design Engineer, Top Level

Hardware

Sunnyvale, CA

5 months ago - seen

2024 ASIC Physical Design Engineer Intern, Annapurna Labs

Amazon

Cupertino, CA

5 months ago - seen

Sr. Physical Design Engineer

Kcm Technical

Palo Alto, CA

5 months ago - seen

Physical Design and Timing Engineer Intern - Summer 2024

Nvidia Corporation

Santa Clara, CA

5 months ago - seen

COPD (Customer Owned Physical Design) Engineer

Broadcom, Inc.

San Jose, CA

5 months ago - seen

Senior Physical Design Engineer

Microsoft

Santa Clara, CA

5 months ago - seen

Physical Design Methodology Engineer

Microsoft

Santa Clara, CA

5 months ago - seen

Physical Design Engineer

Qualcomm

San Diego, CA

6 months ago - seen

Structural Design (Physical Design) Engineer - Lead

Intel Corporation

Folsom, CA

6 months ago - seen

Physical Design Engineer (Internship)

Astera Labs

Santa Clara, CA

6 months ago - seen