Job Description
MUST RESIDE IN THE UNITED STATES
Must be willing to work 2 weeks ON SITE (team intro, tool set up), after which 100% remote.
REQUIRED:
• Bachelor's degree required
• Minimum of 5yrs writing SystemVerilog and UVM as a primary job function
• Experience with verification of designs written in VHDL