Company

AppleSee more

addressAddressSunnyvale, CA
type Form of workFull-Time
CategoryInformation Technology

Job description

Summary
Would you like to join Apple's growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering team spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation, and FW/SW engineering.
As a Wireless Design Verification Engineer, you will be responsible for pre-silicon RTL verification of communication subsystem including MAC, PHY, and interfaces. With deep understanding of communication systems and protocols, you will interact with DV methodologists, designers and communication systems engineers to develop reusable testbench and verification environment deploying the latest methodology with metric driven verification.
Key Qualifications
BS and 3+ years of relevant industry experience.
Wireless/Wired communication block/system verification experience.
Advanced knowledge of SystemVerilog and DV methodology.
Solid verification skills in problem solving, constrained random testing, and debugging.
Verification experience of one or more of the following: MAC, PHY, DMA, timer, AMBA bus and fabric, encryption/decryption engine.
Knowledge of wireless protocols such as Bluetooth, WLAN, or Zigbee a plus.
Experience with SystemVerilog Assertion (SVA) a plus.
Should be a great teammate with excellent communication skills and the desire to take on diverse challenges.
Description
- Understand details of microarchitecture and build verification plan from specification, review and refine to achieve coverage targets.
- Build block / subsystem / chip level testbench using best in class DV methodology.
- Architect testbench with maximum reusability in mind, and create UVM libraries.
- Generate directed and constrained random tests.
- Debug failures, manage bug tracking, and close coverage.
- Create and analyze block/subsystem level coverage model, and add test cases to increase coverage.
- Work closely with team members to improve methodology, and flow.
Education & Experience
BS and 3+ years of relevant industry experience.
Additional Requirements
  • Apple is an equal opportunity employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
Refer code: 8203907. Apple - The previous day - 2024-02-16 10:47

Apple

Sunnyvale, CA
Jobs feed

Data Center Technician - Nights

Tandym

Oregon, United States

Data Center Installer/Technician

Directline

Hillsboro, OR

Health and Wellness

Walmart

Clarksville, TN

Engineering Technician III

Trivector

Huntsville, AL

Clinical Nurse Coordinator Nursing Supervisor ER

Medical City Frisco

Frisco, TX

Division Float Pool Emergency Room RN PRN

Medical City Healthcare

Irving, TX

Occupational Therapist

Medical City Plano

Plano, TX

RN Spine Navigator

Hca Florida Westside Hospital

Plantation, FL

Clinical Support Resource RN

Hca Florida North Florida Hospital​

Gainesville, FL

Share jobs with friends

Related jobs

Wireless Design Verification Engineer

Design Verification Engineer - Neural Engine

Hardware

Cupertino, CA

3 days ago - seen

Design Verification Engineer - Neural Engine

Hardware

Cupertino, CA

3 days ago - seen

ASIC/FPGA Design Verification Engineer (contract)

Boeing

El Segundo, CA

7 days ago - seen

GPU Design Verification Engineer

Intel

$91,500 - $137,436 a year

Santa Clara, CA

2 weeks ago - seen

Cellular SOC Design Verification Engineer

Hardware

Sunnyvale, CA

4 weeks ago - seen

CPU Design Verification Engineer

Hardware

Santa Clara, CA

4 weeks ago - seen

GPU Design Verification Engineer

Intel

Santa Clara, CA

4 weeks ago - seen

Graphics Design Verification Engineer

Hardware

Santa Clara, CA

a month ago - seen

Hardware Design Verification Engineer

Advanced Technology Innovation Corp.

Glendale, CA

a month ago - seen

Design Verification Engineer - Foundry Services

Intel Corporation

Folsom, CA

a month ago - seen

Senior ASIC - FPGA Design and Verification Engineer

Boeing

El Segundo, CA

2 months ago - seen

Senior ASIC Design Verification Engineer (Hardware)

Palo Alto Networks

Santa Clara, CA

2 months ago - seen

Senior ASIC Design Verification Engineer

Tarana Wireless

Milpitas, CA

2 months ago - seen

Design Verification Engineer - Graphics

Advanced Micro Devices, Inc

Folsom, CA

2 months ago - seen

GPU Design Verification Engineer

Intel Corporation

Folsom, CA

2 months ago - seen

Design Verification Engineer

Arteris

Campbell, CA

2 months ago - seen

Design Verification Engineer - Intel Foundry

Intel Corporation

Folsom, CA

3 months ago - seen

PCIe SubSystem Design Verification Engineer

Advanced Micro Devices, Inc

San Diego, CA

3 months ago - seen