Job description
- Collaborate with DFT and design teams to evaluate IP testability and debug silicon - Develop and document ATE test plan for new IPs and products - Design and debug test SW & HW for Production, Characterization & Reliability testing - Bring quality and efficient test solution for volume production - CoordinATE Test related activities between internal and external groups
Address
Cupertino, CA
