Senior Low Power Logic Design Engineer

In this role, you will be responsible for designing power management logics for complex wireless communication SoCs, including: - Define and write specs to cover SOC power management features to meet product requirements - Implement power management logic - Work with DV, FPGA and other teams to verify power management logics - Work with Power team for power analysis work - Post silicon power management feature debug - Support power team performing power correlation