Company

MicrosoftSee more

addressAddressRedmond, WA
type Form of workOther
CategoryInformation Technology

Job description

Microsoft is a highly innovative company that collaborates across disciplines to produce cutting edge technology that changes our world. Microsoft’s Silicon team builds custom silicon for a diverse set of systems ranging from innovative consumer products like Xbox to high-performance Azure cloud servers, clients, and augmented reality.

 

We are looking for aPrincipal Front End Design Methodology Engineer to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. As the Front EndMethodology Engineer, you will be responsible for developing and maintaining the Register Transfer Level (RTL) design flows and methodologies for our cutting edge chip productions. Throughout the program you will be interacting with various teams, including architecture, Front End Design, verification, design for testing( DFT) and physical design to ensure quality, performance and efficiency of RTL code and tools. 

 

Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.

Required/Minimum Qualifications
  • 9+ years of related technical engineering experience
    • OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience or internship experience
    • OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience or internship experience
    • ORDoctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience.
  • 8+ years of experience delivering successful Front End design using System Verilog or other Hardware Description Languages (HDL) languages
  • 8+ years expertise in developing and deploying various Front End tools, flows and methodologies such as Lint, Clock Domain Crossing (CDC),Reset Domain Crossing (RDC), Synthesis
  • 4+ years of experience in architecting and implementing end to end workflows that aid in RTL development that scale for IP, subsystem and full chip SOC

Other Requirements

 

Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Addtional or Preferred Qualifications
  • 15+ years technical engineering experience
    • OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 12+ years technical engineering experience
    • OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
    • OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience.
  • 14+ years expertise in developing and deploying various Front End tools, flows and methodologies such as Lint, CDC, RDC and Synthesis
  • 14+ years of experience in architecting and implementing end to end workflows that aid in RTL development that scale for IP, subsystem and full chip SOC
  • Proven track record of architecting and implementing Front End RTL methodologies for multiple SOCs
  • Thorough understanding of end-to-end SOC design cycles and dependencies between design, verification, physical design, DFT teams
  • Experience working with global design, verification, physical design and product teams

Silicon Engineering IC5 - The typical base pay range for this role across the U.S. is USD $133,600 - $256,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $173,200 - $282,200 per year. Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here: https://careers.microsoft.com/us/en/us-corporate-pay

 

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances.  We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form.

 

Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.

 

Required/Minimum Qualifications
  • 9+ years of related technical engineering experience
    • OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience or internship experience
    • OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience or internship experience
    • ORDoctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience.
  • 8+ years of experience delivering successful Front End design using System Verilog or other Hardware Description Languages (HDL) languages
  • 8+ years expertise in developing and deploying various Front End tools, flows and methodologies such as Lint, Clock Domain Crossing (CDC),Reset Domain Crossing (RDC), Synthesis
  • 4+ years of experience in architecting and implementing end to end workflows that aid in RTL development that scale for IP, subsystem and full chip SOC

Other Requirements

 

Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Addtional or Preferred Qualifications
  • 15+ years technical engineering experience
    • OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 12+ years technical engineering experience
    • OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
    • OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience.
  • 14+ years expertise in developing and deploying various Front End tools, flows and methodologies such as Lint, CDC, RDC and Synthesis
  • 14+ years of experience in architecting and implementing end to end workflows that aid in RTL development that scale for IP, subsystem and full chip SOC
  • Proven track record of architecting and implementing Front End RTL methodologies for multiple SOCs
  • Thorough understanding of end-to-end SOC design cycles and dependencies between design, verification, physical design, DFT teams
  • Experience working with global design, verification, physical design and product teams

Silicon Engineering IC5 - The typical base pay range for this role across the U.S. is USD $133,600 - $256,800 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $173,200 - $282,200 per year. Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here: https://careers.microsoft.com/us/en/us-corporate-pay

 

Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances.  We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form.

 

Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.

 

Refer code: 8411977. Microsoft - The previous day - 2024-02-29 20:42

Microsoft

Redmond, WA
Popular Design Methodology jobs in top cities
Jobs feed

Automotive Fabricator Apprentice

Hpj Performance

Belleville, IL

Welder Fabricator

Gontis Welding And Fabrication, Llc

Stoystown, PA

Assistant Attorney General - Torts Division (Hy...

A Government Entity

Tacoma, WA

Senior Commercial Operations Analyst

Rapidai

United States

Assistant Attorney General - Torts Division (Hy...

A Government Entity

Spokane, WA

Associate, Digital Marketing

Cover Genius

United States

Quality Specialist

Biospace

Buffalo, NY

CMS Solutions Architect

Oddball

United States

Share jobs with friends