Job description
- Develop and document test plan for new IPs.- Work with DFT and design teams to evaluate IP testability and debug new silicon- Design and debug test SW & HW for Production, Characterization & Reliability.- Bring quality and efficient test solution for mass production.- Coordinate test related activities with both internal and external group.
Address
Cupertino, CA
