Address
Form of workJob Details:
Job Description:
Do Something Wonderful!
Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a better tomorrow.
Who We Are
Come join Intel's Product Enablement Solutions group (PESG) organization as EDA Tools Hardware Engineer. We bring innovative technologies to the most complex microprocessor and SoC products on the planet to shape the future of computing. We develop new and creative methods to increase efficiency and reduce time to market for these designs, helping to increase Intel's lead in computing. We combine knowledge of logic, circuit, and layout design with software development techniques to deliver cutting edge solutions, shaping the way these products come to life. You will work with the best engineering talent in the world to collaborate on these new methods. You will play a pivotal role in our mission to revolutionize computing.
Who You Are
You will be responsible for, but not limited to:
Qualifications:
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork, classes, research and or relevant previous job and or internship experiences.
Minimum Qualifications:
The candidate must have a Master's Degree in Electrical Engineering, Computer Science, Computer Engineering and/or a related field with 1-2 years of experience in the following:
Preferred Qualifications
Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, California, Santa Clara
Additional Locations:
US, California, Folsom, US, Oregon, Hillsboro
Business group:
In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel's products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore's Law and groundbreaking innovations. DEG is Intel's engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html
Annual Salary Range for jobs which could be performed in
US, California:$106,231.00-$159,109.00
Salary range dependent on a number of factors including location and experience.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
Job Description:
Do Something Wonderful!
Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a better tomorrow.
Who We Are
Come join Intel's Product Enablement Solutions group (PESG) organization as EDA Tools Hardware Engineer. We bring innovative technologies to the most complex microprocessor and SoC products on the planet to shape the future of computing. We develop new and creative methods to increase efficiency and reduce time to market for these designs, helping to increase Intel's lead in computing. We combine knowledge of logic, circuit, and layout design with software development techniques to deliver cutting edge solutions, shaping the way these products come to life. You will work with the best engineering talent in the world to collaborate on these new methods. You will play a pivotal role in our mission to revolutionize computing.
Who You Are
You will be responsible for, but not limited to:
- Designs, implements, verifies, and supports the enablement and adoption of hardware design tools, flows, and methodologies.
- Defines methodologies for hardware development related to technology node and EDA tool enabling.
- Creates and verifies unique hardware designs, assembles design platforms, and integrates components into hierarchical systems to provide deployment coverage for end-to-end EDA tool testing on new technology nodes.
- Develops, tests, and analyzes engineering design automation tools, flow, and methodologies to improve efficiency and optimize power and performance.
- Supports development and enhancement of platforms, databases, scripts, and tools flows for design automation.
- Builds deep understanding of digital design, verification, structural and physical layout, full chip integration, power and performance, clocking, and/or timing to enhance future TFM development.
- Collaborates with EDA vendors on defining and early testing of nextgeneration design tools.
Qualifications:
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork, classes, research and or relevant previous job and or internship experiences.
Minimum Qualifications:
The candidate must have a Master's Degree in Electrical Engineering, Computer Science, Computer Engineering and/or a related field with 1-2 years of experience in the following:
- One or more of the following EDA tools for simulation and circuit design: Cadence Virtuoso, Spectre, ADE, Assembler, Maestro, Verifier, Hspice, CustomSim, AMS, Xcelium, Mixed Signal sims, Reliability, Variation Sims, VCS-XA, Finesim, Liberate, QRC, EAD, Synopsys SiliconSmart, StarRC, Finesim, Primesim, Custom Compiler, Primewave.
- Programming skills in two or more of the following: Perl, Python, C, C++, Matlab, Cadence Skill, TCL, Shell
- Knowledge of Analog Circuits and Circuit Simulation concepts
Preferred Qualifications
- Insight into Layout verification, extraction, reliability, HV, PDK development, Machine Learning, AI
Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, California, Santa Clara
Additional Locations:
US, California, Folsom, US, Oregon, Hillsboro
Business group:
In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel's products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore's Law and groundbreaking innovations. DEG is Intel's engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html
Annual Salary Range for jobs which could be performed in
US, California:$106,231.00-$159,109.00
Salary range dependent on a number of factors including location and experience.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
